GiDEL有限公司产品

Proce V.

模型V:过程

GiDEL有限公司

Proce V的图像 PCIE X8(Gen)FPGA计算加速器基于Altera Stratix V GX(A3,A7,AB)/ GS(D5,D8)FPGA在Gen 3 PCIe X 8泳道形状因子中,具有高达16GB的DDR III的Procev系统是based on Altera’s newest generation Stratix V FPGA device. The ProceV provides massive capacity (up to 952K LEs), and high memory and I/O performance. In addition to 8-Lane PCIe gen 3, twenty six 12.5/14.1 Gb/s transceivers provide external IOs of up to 366 Gb/s (full duplex). The combination of high-speed direct communication to the FPGA via PCIe, CXP, SFP+, and General Purpose high-speed transceivers makes the ProceV ideal for low-latency, high performance networking and HPC applications. Powerful memory scheme, composed of embedded memory with 8 TB/s throughput, 16 GB ECC DDR III and optional 288 Mb DDR II SRAM, enables high bandwidth computation and networking, and unique flexibility to achieve diverse algorithm architectures. Using an external clock, a GiDEL or user dedicated add-on daughter boards, the FPGA device can directly interface with standard protocols such as HDMI, SDI and Camera Link as well as with user's propriety IO systems. Eight-lane PCIe Gen. 3 interface allows for strong co-processing between a standard PC operating system and an FPGA based accelerator. The ProceV system conjoined with GiDEL's ProcDeveloper's Kit maximizes system performance while significantly improving development productivity. Based on this powerful development suite, for over 15 years GiDEL has consistently been able to meet unique costumer requirements while allowing for flexibility to accommodate long-term product evolution.

来自GIDEL LTD.的其他产品